TPC - Technical Programme Committee

Photos are available in the DATE 2024 Gallery.

The time zone for all times mentioned at the DATE website is CET – Central Europe Time (UTC+1). AoE = Anywhere on Earth.

DATE 2025 Technical Programme Committee

TPC chairs and members can update their personnel data like affiliation in SoftConf only. Please update your data in your SoftConf Profile. This page is updated automatically each full hour.

Track D: Design Methods and Tools

addresses design automation, design tools and hardware architectures for electronic and embedded systems. The emphasis is on methods, algorithms, and tools related to the use of computers in designing complete systems. The track focus includes significant improvements on existing design methods and tools as well as forward-looking approaches to model and design future system architectures, design flows, and environments.

Track Chair: Lukas Sekanina, Brno University of Technology, CZ

Topics

D1 System-level design methodologies and high-level synthesis

Chair: Benjamin Carrion Schaefer, The University of Texas at Dallas, US

Co-Chair: John Wickerson, Imperial College London, GB

Topic Members

Yao Chen, National University of Singapore, SG
Steve Dai, NVIDIA, US
Steven Derrien, UniversitÃ© de Bretagne Occidentale/Lab-STICC, FR
Zhenman Fang, Simon Fraser University, CA
Lorenzo Ferretti, Micron Technology, US
Shane Fleming, AMD, GB
Cong "Callie" Hao, Georgia Institute of Technology, US
Yuko Hara, Institute of Science Tokyo, JP
Chandan Karfa, Indian Institute of Technology Guwahati, IN
Luciano Lavagno, Politecnico di Torino, IT
He Li, Southeast University, CN
Zhe Lin, Sun Yat-sen University, CN
Souradip Sarkar, Synopsys, DE
Linghao Song, Yale University, US
Zi Wang, The University of Texas at Dallas, US
Nan Wu, George Washington University, US
Wei Zhang, Hong Kong University of Science and Technology, HK

High-level and system-level synthesis techniques; high-level languages for system and behavioural descriptions; system-level models for design and optimization; methods for HW-SW co-design and partitioning; HW-SW interface and protocol communication synthesis; interface-based and correct-by-construction designs; control and data flow analysis; high-level and system-level scheduling, allocation, and binding techniques; design space exploration and systematic optimization techniques for high-level synthesis and system-level design; platform-based and reuse-centric design methods and architectures, including accelerator-rich architectures; HW/SW design patterns for multi-processor system-on-chip (MPSoC); system-level design of heterogeneous computing systems; high-level synthesis and system-level design for machine-learning applications.

D2 System simulation and validation

Chair: Georg Weissenbacher, TU Wien, AT

Co-Chair: Tara Ghasempouri, Department of Computer System, Tallinn University of Technology, Estonia, EE

Topic Members

Antonio Arnone, Cadence, IE
Ezio Bartocci, TU Wien, AT
Kanad Basu, University of Texas at Dallas, US
Michele Chiari, TU Wien, AT
Thao Dang, CNRS/VERIMAG, FR
Mohammed R. Fadiheh, Stanford University, US
Masahiro Fujita, University of Tokyo, JP
Abdoulaye Gamatie, CNRS LIRMM / University of Montpellier, FR
Christoph Grimm, TU Kaiserslautern, DE
Aritra Hazra, Dept of CSE, IIT Kharagpur, IN
Roope Kaivola, Intel Corporation, US
Ramesh Karri, NYU, US
Yangdi Lyu, Hong Kong University of Science and Technology (Guangzhou), CN
Gianluca Martino, TUHH, DE
Prabhat Mishra, University of Florida, US
Dejan Nickovic, AIT Austrian Institute of Technology, AT
Sander Stuijk, Eindhoven University of Technology, NL
Sara Vinco, Politecnico di Torino, IT
Hasini Witharana, University of Florida, US

Simulation-based and semi-formal validation and verification of SoCs, cyber-physical systems and emerging architectures at any level, from system to circuit, including, in particular, testbench and assertion generation and qualification, coverage metrics for functional validation and verification, checker synthesis and optimization, acceleration-driven and emulation-based approaches for verification and validation, simulation-based pre- and post-silicon debugging, validation and verification for IoT and cloud infrastructures and semi-formal methods for security verification and detection of vulnerabilities, with or without the employment of artificial intelligence or machine learning techniques. NOTE: Papers on simulation of analog circuits should target DT4.

D3 Formal methods and verification

Chair: Stefano Quer, Politecnico di Torino, IT

Co-Chair: Rolf Drechsler, University of Bremen/DFKI, DE

Topic Members

Jade Alglave, Arm and University College London, GB
Ivana Černá, Masaryk University, CZ
Maciej Ciesielski, University of Massachusetts Amherst, US
Alessandro Cimatti, Fondazione Bruno Kessler, IT
Farimah Farahmandi, University of Florida, US
Luca Geretti, University of Verona, IT
Shilpi Goel, Amazon, US
Susanne Graf, University Grenoble Alpes, CNRS, FR
Daniel Grosse, Johannes Kepler University Linz, AT
Paula Herber, University of Münster, DE
Alan Hu, University of British Columbia, CA
Laurence Pierre, Univ. Grenoble Alpes, TIMA Lab., FR
Anna Slobodova, Intel, US

Formal models of software and hardware systems; formal verification and specification techniques (including equivalence checking, model checking, symbolic simulation, theorem proving, abstraction, techniques and compositional reasoning); core algorithmic technologies supporting formal verification such as SAT and SMT techniques; formal verification of hardware (including IPs, SoCs, and cores), software, HW-SW systems, timed, or hybrid systems; semi-formal verification techniques; integration of verification into design flows; challenges of multi-cores (as verification targets or as verification host platforms); formal synthesis; formal methods in emerging technologies.

DT4 Design and test for analog and mixed-signal circuits and systems, and MEMS

Chair: Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR

Co-Chair: Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT

Topic Members

Engin Afacan, Gebze Technical University, TR
Florence AZAIS, Univ. Montpellier, CNRS, LIRMM, FR
Tiago Balen, UFRGS, BR
Manuel Barragan, TIMA Laboratory, FR
Hung-Ming Chen, Institute of Electronics, National Yang Ming Chiao Tung University, TW
William Eisenstadt, University of Florida, US
Maria Helena Fino, Nova University of Lisbon, PT
Estelle Lauga-Larroze, Univ Grenoble Alpes, FR
Raghu Maddali, Senior Director of Test, NXP Semiconductors, US
Piero Malcovati, University of Pavia, IT
Sule Ozev, ASU, US
Fabio Passos, University of Lisbon and INESC-ID, PT
Elisenda Roca, Instituto de Microelectronica de Sevilla, ES
Rosa Rodríguez-Montañés, UPC, ES
Renato Silveira Feitoza, PROPHESEE, FR
Armin Tajalli, University of Utah, US
Dani Tannir, Lebanese American University, LB
Jose Tejada, Analog Devices Inc, ES
Ender Yilmaz, Rambus, US

Analog, radio-frequency, mixed-signal, MEMS system and circuit synthesis and optimization; layout and parasitic-aware synthesis; design for manufacturability, yield, reliability; analysis of variability effects; performance modeling; formal, numerical and symbolic simulation methods; topology generation; HW description languages and models of computation; self-healing and self-calibration; test generation, built-in self-test and design for testability; fault modelling, diagnosis and simulation; defect characterization and failure analysis; on-line test and fault tolerance; test metrics.

DT5 Design and test of hardware security primitives

Chair: Mike Hutter, PQShield, AT

Co-Chair: Fatemeh Ganji, Worcester Polytechnic Institute, US

Topic Members

Aydin Aysu, North Carolina State University, US
Samuel Chef, Nanyang Technological University, SG
Lukasz Chmielewski, Masaryk University (Brno, Czechia), CZ
Milos Drutarovsky, Technical University of Kosice, SK
Wieland Fischer, Infineon Technologies, DE
Sylvain Guilley, Secure-IC, FR
Houman Homayoun, University of California Davis, US
Khaza Anuarul Hoque, University of Missouri, US
Xiaolu Hou, Nanyang Technological University, SG
Tuba Kiyan, Technische Universität Berlin, DE
Sandhya Koteshwara, IBM Research, US
Paolo Maistri, TIMA Laboratory, FR
Svetla Petkova-Nikova, KU Leuven, BE
Pascal Sasdrich, Ruhr-Universität Bochum, DE
Sujoy Sinha Roy, TU Graz, AT
Marc Stottinger, Hochschule RheinMain, DE
Rei Ueno, Kyoto University, JP

Hardware security primitives, including (post-quantum) cryptographic circuits; MPC, zero-knowledge proof systems and homomorphic encryption; side-channel countermeasure primitives and analysis (including modelling, verification, and simulation); fault injection countermeasures and attacks; physically unclonable functions (PUF) and true random number generators (TRNG); hardware trojan primitives; AI methods in hardware security and AI hardware; nano security primitives; lightweight crypto primitives

DT6 Design and test of secure systems

Chair: Tobias Schneider, NXP Semiconductors, AT

Co-Chair: Elif Bilge Kavun, University of Passau, DE

Topic Members

Anita Aghaie, Siemens AG, DE
Victor Arribas, Rambus Inc., NL
Josep Balasch, KU Leuven, BE
Davide Bellizia, Telsy, IT
Shivam Bhasin, Temasek Laboratories, Nanyang Technological University, SG
Ileana Buhan, Radboud University, NL
Elke De Mulder, Google, US
Giorgio Di Natale, TIMA - CNRS, FR
Berndt Gammel, Infineon Technologies, DE
Nisha Jacob Kabakci, Fraunhofer AISEC, DE
Osnat Keren, Bar-Ilan University, IL
Johann Knechtel, New York University Abu Dhabi, AE
Yang Li, University of Electro-Communications, JP
Jingqiang Lin, University of Science and Technology of China, CN
Hadi Mardani Kamali, University of Central Florida, US
Soundes Marzougui, STMicroelectronics, BE
Ahmet Can Mert, i2ware Technology, AT
Thorben Moos, UCLouvain, BE
Debdeep Mukhopadhyay, Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, IN
Martin Novotny, Czech Technical University in Prague, CZ
David Oswald, University of Birmingham, GB
Erdinc Ozturk, Intel, GB
Hammond Pearce, University of New South Wales, AU
Christian Pilato, Politecnico di Milano, IT
Francesco Regazzoni, University of Amsterdam and Università della Svizzera italiana, CH
Aein Rezaei Shahmirzadi, PQShield, DE
Samah Saeed, City College of New York, US
Erkay Savas, Sabanci University, TR
Nicolas Sklavos, Computer Engineering and Informatics Department, University of Patras, GR
Junko Takahashi, NTT Social Informatics Laboratories, JP
Tolga Yalcin, Qualcomm, US

Design-for-trust (secure design methods); Test infrastructures for secure devices; Trusted manufacturing; Counterfeit detection and avoidance; Design, test and automation (for HW tampering attacks and protection, for Countermeasures, for Side-channel protection verification, for Fault protection verification); Microarchitectural attacks; HW trojans (attacks, detection, or countermeasures); Machine learning for the above topics, Side-channel attacks on machine learning and counter measures.

D7 Network on chip and on-chip communication

Chair: Davide Zoni, Politecnico di Milano, IT

Co-Chair: Amlan Ganguly, Rochester Institute of Technology, US

Topic Members

Cristinel Ababei, Marquette University, US
Marco Balboni, SiFive, IT
Davide Bertozzi, University of Manchester, GB
Sujay Deb, IIIT Delhi, IN
Cedric Killian, Universite Jean Monnet, FR
Romain Lemaire, CEA-List, FR
Maurizio Palesi, University of Catania, IT
Ishan Thakkar, University of Kentucky, US
Alejandro Valero, Universidad de Zaragoza, ES
Qiaoyan Yu, University of New Hampshire, US

Architecture, design methodologies, modelling and simulation techniques for intra- and inter-chip interconnects, network-on-chip and on-chip communication infrastructure, including, but not limited to, topology, routers, interfaces, flow control, quality of service, security, reliability, design space exploration frameworks, on-chip communication specifications and programming models for communication-centric design. Contributions from specific applicative domains are welcomed such as interconnects for high-performance computing, in- or near-memory computing, machine-learning, artificial intelligence accelerators. The topic also covers the design of on-chip communication infrastructures with technological constraints (FPGA, interposer/chiplet for 2.5D, 3D, photonics, non-volatile memory, wireless, etc)

D8 Architectural and microarchitectural design

Chair: Leonidas Kosmidis, Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC), ES

Co-Chair: Diana Goehringer, TU Dresden, DE

Topic Members

Jose L. Abellan, University of Murcia, ES
Chloi Alverti, UIUC, US
Fitsum Assamnew Andargie, Addis Ababa University, ET
Pedro Benedicte, Barcelona Supercomputing Center, ES
Eli Bozorgzadeh, Univ. of California, Irvine, US
Trevor E. Carlson, National University of Singapore, SG
Francisco J Cazorla, Barcelona Supercomputing Center, ES
Izzat El Hajj, American University of Beirut, LB
Théa-Martine Gauthier, Jet Propulsion Laboratory, US
Ilias Giechaskiel, Independent Researcher, GB
Juan Gomez Luna, ETHz, CH
Andrea Guerrieri, EPFL and HES-SO, CH
Christoforos Kachris, University of West Attica, GR
Kleovoulos Kalaitzidis, Huawei, CH
Vasileios Karakostas, University of Athens, GR
Fernanda Kastensmidt, UFRGS, BR
Georgios Keramidas, Aristotle University of Thessaloniki/Think Silicon S.A., GR, GR
Spyridoula Koumousi, Axelera AI, CH
Sohan Lal, Technical University of Hamburg, DE
Patricia Lopez Cueva, Thales Alenia Space, FR
Madhavan Manivannan, Chalmers University, SE
Katell Morin-Allory, TIMA Laboratory, FR
Panagiota Nikolaou, University of Central Lancashire, CY
Katzalin Olcoz, Universidad Complutense de Madrid, ES
Guillermo Payá Vayá, Technische Universität Braunschweig, DE
Tanguy Risset, Univ Lyon, INSA Lyon, Inria, CITI, FR
Simon Rokicki, Irisa, FR
Tajana Rosing, UCSD, US
Lucana Santos, European Space Agency, NL
Karthikeyan Saravanan, Samsung Research UK, GB
Jan Schmidt, Czech Technical University in Prague, CZ
Cristina Silvano, Politecnico di Milano, IT
Sharad Sinha, Indian Institute of Technology (IIT) Goa, IN
Magnus Själander, Norwegian University of Science and Technology, NO
Mladen Slijepcevic, SiFive, FR
David Trilla, IBM, ES
Evangelos Vasilakis, Zeropoint Technologies, SE
Chundong Wang, ShanghaiTech University, CN
Peipei Zhou, Brown University, US

Architectural and microarchitectural design techniques, including: memory systems; architectural methods for improving power and energy efficiency; multi/many-core architectures; multi-threading techniques and support for parallelism; application-specific processors and accelerators; architectural support for timing predictability.

D9 Low-power, energy-efficient and thermal-aware design

Chair: William Fornaciari, Politecnico di Milano - DEIB, IT

Co-Chair: Grace Li Zhang, TU Darmstadt, DE

Topic Members

Carlos Alvarez, UPC, ES
Yu-Guang Chen, National Central University, TW
Yukai Chen, IMEC, BE
Stefano Cherubin, NTNU, NO
Vidya A. Chhabria, Arizona State University, US
Jungwook Choi, Hanyang University, KR
Catalin Bogdan Ciobanu, Transilvania University of Brasov, RO
Tsung-Wei Huang, University of Wisconsin at Madison, US
Tohru Ishihara, Nagoya University, JP
Iris Hui-Ru Jiang, National Taiwan University, TW
Rouwaida Kanj, Synopsys/American University of Beirut(adjunct), LB
Woojoo Lee, Chung-Ang University, KR
Vojtech Mrazek, Brno University of Technology, CZ
Donghwa Shin, Department of Intelligent Systems, Soongsil University, KR
Dimitrios Soudris, National Technical Univ. of Athens, GR
Cheng Zhuo, Zhejiang University, CN

Theories, tools, methodologies and circuit-level structures to implement electronic circuits and systems with low power consumption, high energy efficiency, and correct thermal behaviour. These can be applied to a full range of applications, from ultra-low power systems (e.g. for portable/wearable applications at the edge of the IoT) to large-scale battery systems (electric vehicles, energy storage systems) and high-performance systems (data-centres and cloud computing). Topics of interest include: thermal/power monitors and knobs at circuit level; hardware/software cross-layer optimizations, with emphasis on power modelling and optimization; temperature modelling and prediction; thermal-power-aware optimization; energy-aware design, battery-aware design, including energy efficiency optimization for application specific designs (e.g. AI, ML, etc.); smart management of heterogeneous energy-sources; energy harvesting for cyber-physical systems.

D10 Approximate computing

Chair: Daniel Menard, INSA Rennes, FR

Co-Chair: Anca Molnos, CEA-LIST, FR

Topic Members

Mario Barbareschi, University of Naples Federico II, IT
Salvatore Barone, University of Naples Federico II, IT
Bastien Deveautour, Nantes University - IETR, FR
Silviu-Ioan Filip, Inria, FR
Jie Han, University of Alberta, CA
Honglan Jiang, Shanghai Jiao Tong University, CN
Georgios Karakonstantis, University of Thessaly, GR
Oliver Keszocze, Technical University of Denmark, DK
Alexandra Kourfali, EuroHPC Joint Undertaking, LU
Chang Meng, EPFL, CH
Alessandro Savino, Politecnico di Torino, IT
Florian Scheidegger, IBM Research GmbH, CH
Zdenek Vasicek, Brno University of Technology, CZ
Lan Wei, University of Waterloo, CA

Design techniques enabling and supporting approximate computing at all levels of the computer stack: circuit, architecture, memory, operating system and software level; top-down and bottom-up approaches; finite precision arithmetic, inexact operators; cross-level approximation; quality analysis of approximate systems; dynamic approximation; design automation tools for approximate computing and their benchmarking; design techniques for stochastic computing.

D11 Reconfigurable systems

Chair: Christos Bouganis, Imperial College London, GB

Co-Chair: Dionisios Pnevmatikatos, National Technical University of Athens & ICCS, GR

Topic Members

Nikolaos Alachiotis, University of Twente, NL
Aman Arora, Arizona State University, US
Vanderlei Bonato, University of Sao Paulo, BR
Georgi Gaydadjiev, Delft University of Technology / Imperial College, NL
Jan Korenek, Brno University of Technology, CZ
Xavier Martorell, Universitat Politècnica de Catalunya, ES
Athanasios Papadimitriou, Department of Digital Systems, University of the Peloponnese, GR
Stefania Perri, University of Calabria - DIMEG, IT
Ioannis Sourdis, Chalmers University of Technology, SE
Dimitris Theodoropoulos, Institute of Communication and Computer Systems, GR
Pedro Trancoso, Chalmers University of Technology, SE
Sotirios Xydis, National Technical University of Athens, GR
Grace Zgheib, Intel Corporation, US

Reconfigurable computing platforms and architectures; heterogeneous, run-time reconfigurable platforms; reconfigurable processors; statically and dynamically reconfigurable systems and components; reconfigurable computing for machine learning, data centre and high-performance computing; FPGA architecture; FPGA partial reconfiguration; design methods and tools for reconfigurable computing.

D12 Logical analysis and design

Chair: Tiziano Villa, Dipartimento d'Informatica, Universita' di Verona, IT

Co-Chair: Elena Dubrova, Royal Institute of Technology - KTH, SE

Topic Members

Zhufei Chu, Ningbo University, CN
Valentina Ciriani, Universita' degli Studi di Milano, IT
Peeter Ellervee, Tallinn University of Technology, EE
Jie-Hong Roland Jiang, National Taiwan University, TW
Timothy Kam, Intel, US
Natalia Kushik, Télécom SudParis, FR
Giulia Meuli, Synopsys, IT
Shin-ichi Minato, Kyoto University, JP
Jose Monteiro, INESC-ID / IST, U Lisboa, PT
Rajeev Murgai, Synopsys India Pvt. Ltd., IN
Andre Reis, UFRGS, BR

Combinational and sequential synthesis for deep-submicron circuits; data structures for synthesis; technology mapping; performance and timing-driven synthesis; logic synthesis for emerging technologies; hierarchical and non-hierarchical controller synthesis; methods for FSM optimization, synthesis and analysis; FPGA synthesis; arithmetic circuits; logic ECO (engineering change order); logic synthesis utilizing AI/ML techniques; interaction between logic synthesis and physical design.

D13 Physical analysis and design

Chair: Matthias Fuegger, CNRS & LMF, ENS Paris-Saclay, FR

Co-Chair: Shao-Yun Fang, National Taiwan University of Science and Technology, TW

Topic Members

Rassul Bairamkulov, Advanced Micro Devices Inc., US
Amin Farshidi, Cadence Design Systems, US
Patrick Groeneveld, DAC, US
Attila Kinali, CISPA, DE
Milos Krstic, IHP, DE
Yibo Lin, Peking University, CN
Yi-Chen Lu, Nvidia, US
Rajit Manohar, Yale University, US
Moti Medina, Bar-Ilan University, IL
Christoph Mueller, EPFL, CH
Robert Najvirt, TU Wien, AT
Renan Netto, Federal University of Santa Catarina, BR
Thomas Polzer, UAS Technikum Wien, AT
Marcos Sartori, Newcastle University, GB
Andreas Steininger, TU Wien, AT
Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE
Adam Teman, Bar-Ilan University, IL
Zhiang Wang, University of California San Diego, US
Zhiyao Xie, Hong Kong University of Science and Technology, HK
Wenjian Yu, Tsinghua University, CN

Statistical timing analysis and closure; asynchronous and mixed synchronous/asynchronous circuits; floorplanning; automated place-and-route; interconnect- and performance-driven layout; process technology developments; parasitic and variation-aware extraction for on-chip interconnect and passives; macro-modelling, behavioural and reduced order modelling; modelling and analysis of noise due to electromagnetic interaction of signal, power/ground, and substrate.

D14 Emerging design technologies for future computing

Chair: Michael Niemier, University of Notre Dame, US

Co-Chair: Ari Alastalo, VTT, FI

Topic Members

Ihsen Alouani, CSIT, Queen's University Belfast, UK, GB
Salvatore Amoroso, Synopsys Inc, GB
Giovanni Ansaloni, EPFL, CH
Olivia Chen, Kyushu University, JP
Siddharth Joshi, University of Notre Dame, US
Thomas Kämpfe, Fraunhofer IPMS, DE
Asif Ali Khan, TU Dresden, DE
Lauri Koskinen, University of Oulu, FI
Marko Kosunen, Aalto University, FI
Can Li, The University of Hong Kong, HK
Xueqing Li, Tsinghua University, CN
Yu Li, Harbin Institute of Technology, Shen Zhen, CN
Vasilis Pavlidis, Aristotle University of Thessaloniki, GR
Jean-Michel Portal, Aix-Marseille University, FR
Dayane Reis, University of South Florida, US
Vishnu Unnikrishnan, Tampere University, FI
Pascal Vivet, CEA-Leti, FR
Tony Wu, Meta, US
Bonan Yan, Peking University, CN
Zheyu Yan, Zhejiang University, CN

Modelling, circuit design, HW/SW co-design, and design automation flows for future computing, including: logic devices based on emerging technologies (e.g., spintronics, ferroelectrics, 2D materials, tunnel transistors, coupled oscillators, NEMS, etc.); alternative interconnect technologies (e.g., optical, RF, 3D, 2D materials, spintronics, etc.); monolithic 3D integration (including TSV modelling and design space exploration, etc.).

D15 Emerging design technologies for future memories

Chair: Rajendra Bishnoi, Delft University of Technology,, NL

Co-Chair: Sonal Shreya, Aarhus University, DK

Topic Members

Harshit Agarwal, IIT Jodhpur, IN
Charles Augustine, Intel Circuit Research Lab, US
Laura Bégon-Lours, ETH Zürich, CH
Erika Covi, University of Groningen, NL
Seema Dhull, Principal Engineer, IN
Deliang Fan, Arizona State University, US
Farshad Firouzi, ASU, US
Andre Guntoro, Bosch, DE
Piergiulio Mannocci, Politecnico di Milano, IT
Farhad Merchant, University of Groningen, NL
Farshad Moradi, Aarhus University, DK
Jongsun Park, Korea University, KR
Guillaume Prenat, Spintec, FR
Fabrizio Riente, Politecnico di Torino, IT
Joachim Rodrigues, Lund University, SE
Sushil Sakhare, Veevx Inc, US
William Simon, IBM Research Europe - Zurich, CH
Stefan Slesazeck, NaMLab gGmbH, DE
Swapnil Sourav, Intel, IN
Kanishkan Vadivel, IMEC Netherlands, NL
Xueyan Wang, Beihang University, CN
Tianyao Xiao, Sandia National Laboratories, US
Amirreza Yousefzadeh, University of Twente, NL

Modelling, circuit design, and design automation flows for future data storage systems, including non-CMOS memory (e.g., MRAM, STT-RAM, FeRAM, PCRAM, RRAM, OxRAM, quantum dots, etc.); memory-centric architectures (e.g., logic-in-memory, Computation-in-memory, neuromorphic computing, DNN accelerator, near memory, 3D-integration, associative memories, non-volatile caches etc.); memory management techniques for emerging memories.

D16 Design Automation for Quantum Computing

Chair: Ilia Polian, University of Stuttgart, DE

Co-Chair: Carmen G. Almudever, Technical University of Valencia, ES

Topic Members

Anastasiia Butko, LBNL, US
Edoardo Charbon, EPFL, CH
Andrew W Cross, IBM, US
Sebastian Feld, Delft University of Technology, NL
Francisco Garcia-Herrero, Universidad Complutense de Madrid, ES
Swaroop Ghosh, Pennsylvania State University, US
Edoardo Giusto, University of Naples, Federico II, IT
Lingling Lao, National University of Defense Techonology, CN
Sonia Lopez Alarcon, Rochester Institute of Technology, US
Matthias Möller, Delft University of Technology, NL
Siyuan Niu, Lawrence Berkeley National Lab, US
Leon Riesebos, IonQ, US
Fabio Sebastiano, Delft University of Technology, NL
Yunong Shi, AWS Quantum Technologies, US
Michal Stechy, PsiQuantum, PL
Robert Wille, Technical University of Munich, DE

Design methodologies and design automation for quantum and hybrid quantum-classical architectures; compilation, mapping and synthesis methods for quantum circuits; design and performance evaluation of NISQ and beyond algorithms and applications; quantum technologies and hardware architectures; simulation, verification, reliability, test, quantum error correction and error mitigation in quantum systems; design of full-stack quantum computing systems and cross-layer methodologies for NISQ and scalable modular architectures; hardware-software co-design; cryo-CMOS control electronics.

Track A: Application Design

is devoted to the presentation and discussion of design experiences with a high degree of industrial relevance, real-world implementations, and applications of specific design and test methodologies. Contributions should illustrate innovative or record-breaking design and test methodologies, which will provide viable solutions in tomorrow’s silicon, embedded systems, and large-scale systems.

Track Chair: Alberto Bosio, University of Lyon, FR

Topics

A1 Power-efficiency and Smart Energy Systems for Sustainable Computing

Chair: Semeen Rehman, Univeristy of Amsterdam UvA, NL

Co-Chair: David Novo, CNRS, LIRMM, University of Montpellier, FR

Topic Members

David Castells-Rufas, Universitat Autònoma de Barcelona, ES
Kuan-Hsun Chen, University of Twente, NL
César Fuguet, CEA List, FR
Min Li, Huawei Research Europe, BE
Yehan Ma, Shanghai Jiao Tong University, CN
Orlando Moreira, GrAI Matter Labs, NL
Jisung Park, POSTECH (Pohang University of Science and Technology), KR
Anuj Pathania, University of Amsterdam, NL
Ourania Spantidi, Eastern Michigan University, US
Arun Subramaniyan, Illumina Inc., US
Swagath Venkataramani, IBM T. J. Watson Research Center, US
Bo Wang, SUTD, SG
Georgios Zervakis, University of Patras, GR

Application design experiences and real implementations of power-efficient and smart energy systems (from uW to microgrid) systems or circuits with high industrial relevance or high environmental impact, especially targeting ultra-low-power, high-performance, or large-scale computing systems and related Internet-of-things/Cyber-Physical applications for sustainable computing (such as MPSoCs, mobile systems, massively parallel computers, 2D/3D multi-/many-core systems, high-performance computing clusters, data centres, and cloud systems).

A2 Smart Society and Digital Wellness

Chair: Graziano Pravadelli, University of Verona, IT

Co-Chair: Tiziana Margaria, University of Limerick and Lero, IE

Topic Members

Daniela De Venuto, Politecnico di Bari, IT
Florenc Demrozi, Department of Electrical Engineering and Computer Science, University of Stavanger, NO
UmaMaheswari Devi, IBM Research - India, IN
Srinivas Katkoori, University of South Florida, US
Sefki Kolozali, University of Essex, GB
Velu Kumaravel, University of Oldenburg, DE
Bo Wen, IBM Research, US
Farhana Zulkernine, School of Computing, Queen's University, CA

Design experiences, practical applications, optimization, and real-life implementations of software, devices, systems, and services, from the Edge to the Cloud, for smart cities, smart homes and people wellness, based on mass market electronics, Internet of Things (IoT), Internet of Medical Things (IoMT), and Internet-of-Everything (IoE). This encompasses a diverse array of subjects, ranging from the development and deployment of advanced technologies to their seamless integration into modern everyday life by means of a variety of AI-powered smart devices and intelligent systems with sensing and acting capabilities, which are adopted in different sectors: from individual’s social care and healthcare to home automation and management of urban infrastructures. Topics of interests include, but are not limited to, the design, the optimization and the application of sensors, sensor networks, wearables, smart devices, cyberphysical and robotic systems for smart home, smart cities, and people wellness, including augmented and assisted living, social care products, healthcare devices, technologies and services for disease’s prevention, diagnosis, treatment and rehabilitation, smart transportation, environmental monitoring, resources’ supply and management (e.g., water, air, energy, etc.), lighting, street cleaning, disposal facilities, etc. including also the use of security-privacy techniques and blockchain technology, 5G and 6G mobile communications, networking devices, audio and video technologies, and advanced human-machine interfaces.

A3 Secure Systems, Circuits and Architectures

Chair: Cedric Marchand, Ecole centrale Lyon, FR

Co-Chair: Mirjana Stojilovic, EPFL, CH

Topic Members

M. Khurram Bhatti, University of Exeter, GB
Noemie Boher, Intrinsic-ID, NL
Luca Cassano, Politecnico di Milano, IT
Julien Francq, Naval Group, FR
Kris Gaj, George Mason University, US
Matthias Hiller, Fraunhofer AISEC, DE
Wei Hu, Northwestern Polytechnical University, CN
Naghmeh Karimi, University of Maryland Baltimore County, US
Cuauhtemoc Mancillas, Cinvestav, MX
Angelos Marnerides, University of Cyprus, CY
Maria Mendez Real, Lab-STICC CNRS UMR 6285, FR
Michael Pehl, Technical University of Munich, DE
Amin Rezaei, California State University, Long Beach, US
Dustin Richmond, University of California, Santa Cruz, US
Ahmad-Reza Sadeghi, Technische Universitaet Darmstadt, DE
Jo Vliegen, ES&S, imec-COSIC, ESAT, KU Leuven, BE
QIAN WANG, University of California Merced, US
Xiaolin Xu, Northeastern University, US

Secure systems, circuits and architectures, with an emphasis on design experiences, real system deployments, applications, and silicon prototypes. Topics of interest include: secure HW architectures; hardware/software implementations architectures for post quantum embedded cryptography (e.g., post-quantum, lightweight, homomorphic); emerging technologies for secure systems, circuits and architectures; novel architectures for embedded cryptography; demonstrations of fault or other physical attacks (e.g., fault, side-channel) and countermeasures; embedded processors or co-processors for security; protection of off-chip memories, and Network-on-Chip and secure communication/integrity; demonstrations of HW-enabled security on real systems or prototypes; logic-level security; firmware security.

A4 Autonomous Systems and Smart Industry

Chair: Antonio Carlos Schneider Beck, Universidade Federal do Rio Grande do Sul, BR

Co-Chair: Lulu Chan, NXP Semiconductors, NL

Topic Members

Donkyu Baek, Chungbuk National University, KR
Domenico Balsamo, Newcastle University, GB
Franco Fummi, University of Verona, IT
Seonyeong Heo, Kyung Hee University, KR
Heba Khdr, Karlsruhe Institute of Technology (KIT), DE
Geoff Merrett, University of Southampton, GB
Antonio Miele, Politecnico di Milano, IT
Paolo Pazzaglia, Robert Bosch GmbH, DE
Amit Kumar Singh, University of Essex, GB
Lucas Wanner, Unicamp, BR
Stefan Wildermann, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE

This topic focuses on self-adaptive, learning and/or context-aware systems with run-time decision-making for smart sensing/acting and efficient computing/communication. It targets the compute continuum, covering high-performance compute nodes, power-constrained IoT/edge devices, reconfigurable systems, and heterogeneous/collaborative platforms. Optimization goals involve computing performance, energy/power, reliability, temperature, aging, or quality. Topics of interest include but are not limited to: Adaptive strategies for run-time resource management; Prediction/forecasting and control of self-adaptive systems; Systems and/or algorithms that can adapt their operation based on available resources and context; Data mining, modeling, and optimization techniques for adaptive systems (e.g. control automation and game theory.); Automotive; Autonomous Driving; Mobile Robotics; Human-Robot collaborations in smart factories; Industry 4.0 and 5.0; Digital Twins; Virtualization; Metaverse; 5G/6G; MEMS; Integrated sensors and transducers; Design experiences and industrial use-cases of self-adaptive systems.

A5 Applications of Emerging Technologies

Chair: Mariagrazia Graziano, Politecnico di Torino, IT

Co-Chair: Sébastien Le Beux, Concordia University, CA

Topic Members

Guillermo Botella, Complutense University of Madrid, ES
Kerem Camsari, University of California, Santa Barbara, US
Anupam Chattopadhyay, Nanyang Technological University, SG
Yuanqing Cheng, Beihang University, CN
Luca Gnoli, CNR-ISMN (Institute for the study of nanostructured materials), IT
Said Hamdioui, Delft University of Technology, NL
Bing Li, University of Siegen, DE
Felipe Magalhaes, Ecole Polytechnique de Montreal, CA
Alberto Marchisio, New York University Abu Dhabi (NYUAD), AE
M. Hassan Najafi, Case Western Reserve University, US
Stefania Perri, University of Calabria - DIMEG, IT
Luca Pezzarossa, Technical University of Denmark, DK
Azzurra Pulimeno, Camlin Group, IT
Frank Sill Torres, German Aerospace Center, DE
Himanshu Thapliyal, University of Tennessee, US
Elena Ioana Vatajelu, TIMA, FR
Shigeru Yamashita, Ritsumeikan University, JP
Xunzhao Yin, Zhejiang University, CN

Applications of and design methods for systems based on future and emerging technologies. Topics of interest include: neuromorphic and bio-inspired computing systems; bio-MEMS and lab-on-a-chip; emerging models of computation (e.g., quantum computing, reversible logic, approximate computing, stochastic computing); application case studies for emerging technologies (e.g., cryptography, wearable computing, e-textiles, energy-critical systems, etc.).

A6 Applications of Artificial Intelligence Systems

Chair: Stylianos Venieris, Samsung AI, GB

Co-Chair: Christos Kyrkou, KIOS CoE, University of Cyprus, CY

Topic Members

Sercan Aygun, University of Louisiana at Lafayette, US
Halima Bouzidi, University of California, Irvine, US
Marco Cristani, University of Verona, IT
Javier Fernandez-Marques, Flower Labs, GB
Alexandros Kouris, Samsung AI and Imperial College London, GB
Aris Lalos, Industrial Systems Institute, ATHENA Research Center, GR
Lorenzo Lamberti, University of Bologna, IT
Stefanos Laskaridis, Brave Software, GB
Rui Li, Samsung AI Center Cambridge, GB
Kleanthis Malialis, University of Cyprus, CY
Ioannis Papaefstathiou, Aristotle University of Thessaloniki, GR
Tommaso Polonelli, ETH Zürich, CH
Zhiqiang Que, Imperial College London, GB
Qing Wang, Delft University of Technology, NL
Lei Xun, University of Southampton, GB
Shuochao Yao, George Mason University, US

Advanced technologies and systems, software, algorithmic and co-design approaches and optimizations for artificial intelligence (AI), machine learning and deep learning solutions for domain-specific applications in the context of computing continuum and embodied AI: from resource-constrained edge devices (for example machine learning on microcontrollers and low-power processors embedded in mobile and/or autonomous systems) up to high-performance computing in the cloud and their applications. Topics of interests include Computer Vision, Natural Language Processing, Generative AI, Large Language Models, Large Vision Models, Vision-Language Models, Few-Shot Learning, Continual Learning, Distributed and Federated AI, Robust AI, Real-Time and Adaptive Inference, Quantization and Pruning, Neural Architecture Search.

Track T: Test and Dependability

covers all test, design-for-test, reliability, and design-for-robustness issues, at system-, chip-, circuit-, and device-level for both analogue and digital electronics. Topics of interest also include diagnosis, failure mode analysis, debug and post-silicon validation challenges, and test or fault injection methods addressing system security.

Track Chair: Matteo Sonza Reorda, Politecnico di Torino, IT

Topics

T1 Modeling and mitigation of defects, faults, variability, and reliability

Chair: Leticia Maria Bolzani Poehls, RWTH Aachen University, DE

Co-Chair: Mottaqiallah Taouil, Delft University of Technology, NL

Topic Members

Hussam Amrouch, Technical University of Munich (TUM), DE
Davide Appello, Technoprobe, IT
Daniel Arumi, UPC, ES
Sarah Azimi, Politecnico di Torino, IT
Riccardo Cantoro, Politecnico di Torino, IT
Victor Champac, INAOE, MX
Bram Kruseman, NXP Semiconductors, NL
Huawei Li, Institute of Computing Technology, Chinese Academy of Sciences, CN
Cristina Meinhardt, UFSC, BR
Jaan Raik, Tallinn University of Technology, EE
Christian Sauer, Synopsys, DE
Arnaud Virazel, LIRMM, FR
Hank Walker, Texas A&M University, US

Identification, characterization, and modelling of defects, faults, and degradation mechanisms in conventional, advanced, or emerging technologies (FinFET, FDSOI, TSV, Memristor, MTJ, CNT, etc.); defect-based fault analysis; reliability assessment and modelling at device, circuit, or system level; process yield modelling and enhancement; design-for-manufacturability, design-for-yield and design-for-reliability; noise and uncertainty modelling at device or circuit level; modelling and mitigation of physical sources of faults and errors such as process, voltage, temperature and temporal variations at device or circuit level.

T2 Test generation, test architectures, design for test, and diagnosis

Chair: Sybille Hellebrand, Paderborn University, DE

Co-Chair: Jerzy Tyszer, Poznan University of Technology, PL

Topic Members

Paolo Bernardi, Politecnico di Torino, IT
Jennifer Dworak, Southern Methodist University, US
Stephan Eggersgluess, Siemens EDA, DE
Stefan Holst, Kyushu Institute of Technology, JP
Yu Huang, HiSilicon, US
Maksim Jenihhin, Tallinn University of Technology, EE
Chrysovalantis Kavousianos, Department of Computer Science and Engineering, University of Ioannina, GR
Artur Pogiel, Siemens Digital Industries Software, PL
Annachiara Ruospo, Politecnico di Torino, IT
Melanie Schillinsky, NXP Germany GmbH, DE

Automated test pattern generation targeting basic and advanced fault models (timing-related, defect-based, cell-aware) in a wide range of semiconductor digital integrated circuits including microprocessors, SoC, FPGAs, memories, NoCs, accelerators, hardware for machine learning and artificial intelligence, 2.5D and 3D architectures; silent data corruption; fault simulation; power and thermal issues in test; design for testability (DFT); test compression; multi-corner stress tests; volume fault diagnosis and yield analysis; logic built-in self-test (BIST) and memory BIST; in-system test; board and system-level test; test scheduling; machine learning and artificial intelligence in IC testing.

T3 Dependability and system-level test

Chair: Dimitris Gizopoulos, University of Athens, GR

Co-Chair: Osman Unsal, Barcelona supercomputing center, ES

Topic Members

Cristiana Bolchini, Politecnico di Milano, IT
Stefano Di Carlo, Politecnico di Torino, IT
Harish Dixit, Meta Platforms Inc., US
Sudhanva Gurumurthi, Advanced Micro Devices, Inc (AMD), US
Siva Kumar Sastry Hari, NVIDIA, US
Jiun-Lang Huang, National Taiwan University, TW
David Kaeli, Northeastern University, US
Yanjing Li, University of Chicago, US
Cameron McNairy, Tenstorrent, US

Dependability evaluation and enhancement solutions crossing all layers of the computing system’s stack including but not limited to: microarchitecture-level, architecture-level, software-level, and system-level; fault and error modelling; cross-layer dependability analysis, evaluation, and improvements; reliable and fail-safe architectures and systems design; system-level on-line test and functional safety; runtime system management for dependability; application resilience; high-level synthesis (HLS) dependability, approximate computing for resilient systems, computational intelligence methods (AI/ML) for dependability; system-level and microarchitecture-level solutions for safety- and mission-critical systems; large-scale computing dependability and emerging failure modes, silent data corruptions at scale (cloud, HPC, edge, IoT).

DT4 Design and test for analog and mixed-signal circuits and systems, and MEMS

Chair: Salvador Mir, CNRS/Univ. Grenoble Alpes/TIMA, FR

Co-Chair: Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT

Topic Members

Engin Afacan, Gebze Technical University, TR
Florence AZAIS, Univ. Montpellier, CNRS, LIRMM, FR
Tiago Balen, UFRGS, BR
Manuel Barragan, TIMA Laboratory, FR
Hung-Ming Chen, Institute of Electronics, National Yang Ming Chiao Tung University, TW
William Eisenstadt, University of Florida, US
Maria Helena Fino, Nova University of Lisbon, PT
Estelle Lauga-Larroze, Univ Grenoble Alpes, FR
Raghu Maddali, Senior Director of Test, NXP Semiconductors, US
Piero Malcovati, University of Pavia, IT
Sule Ozev, ASU, US
Fabio Passos, University of Lisbon and INESC-ID, PT
Elisenda Roca, Instituto de Microelectronica de Sevilla, ES
Rosa Rodríguez-Montañés, UPC, ES
Renato Silveira Feitoza, PROPHESEE, FR
Armin Tajalli, University of Utah, US
Dani Tannir, Lebanese American University, LB
Jose Tejada, Analog Devices Inc, ES
Ender Yilmaz, Rambus, US

DT5 Design and test of hardware security primitives

Chair: Mike Hutter, PQShield, AT

Co-Chair: Fatemeh Ganji, Worcester Polytechnic Institute, US

Topic Members

Aydin Aysu, North Carolina State University, US
Samuel Chef, Nanyang Technological University, SG
Lukasz Chmielewski, Masaryk University (Brno, Czechia), CZ
Milos Drutarovsky, Technical University of Kosice, SK
Wieland Fischer, Infineon Technologies, DE
Sylvain Guilley, Secure-IC, FR
Houman Homayoun, University of California Davis, US
Khaza Anuarul Hoque, University of Missouri, US
Xiaolu Hou, Nanyang Technological University, SG
Tuba Kiyan, Technische Universität Berlin, DE
Sandhya Koteshwara, IBM Research, US
Paolo Maistri, TIMA Laboratory, FR
Svetla Petkova-Nikova, KU Leuven, BE
Pascal Sasdrich, Ruhr-Universität Bochum, DE
Sujoy Sinha Roy, TU Graz, AT
Marc Stottinger, Hochschule RheinMain, DE
Rei Ueno, Kyoto University, JP

DT6 Design and test of secure systems

Chair: Tobias Schneider, NXP Semiconductors, AT

Co-Chair: Elif Bilge Kavun, University of Passau, DE

Topic Members

Anita Aghaie, Siemens AG, DE
Victor Arribas, Rambus Inc., NL
Josep Balasch, KU Leuven, BE
Davide Bellizia, Telsy, IT
Shivam Bhasin, Temasek Laboratories, Nanyang Technological University, SG
Ileana Buhan, Radboud University, NL
Elke De Mulder, Google, US
Giorgio Di Natale, TIMA - CNRS, FR
Berndt Gammel, Infineon Technologies, DE
Nisha Jacob Kabakci, Fraunhofer AISEC, DE
Osnat Keren, Bar-Ilan University, IL
Johann Knechtel, New York University Abu Dhabi, AE
Yang Li, University of Electro-Communications, JP
Jingqiang Lin, University of Science and Technology of China, CN
Hadi Mardani Kamali, University of Central Florida, US
Soundes Marzougui, STMicroelectronics, BE
Ahmet Can Mert, i2ware Technology, AT
Thorben Moos, UCLouvain, BE
Debdeep Mukhopadhyay, Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, IN
Martin Novotny, Czech Technical University in Prague, CZ
David Oswald, University of Birmingham, GB
Erdinc Ozturk, Intel, GB
Hammond Pearce, University of New South Wales, AU
Christian Pilato, Politecnico di Milano, IT
Francesco Regazzoni, University of Amsterdam and Università della Svizzera italiana, CH
Aein Rezaei Shahmirzadi, PQShield, DE
Samah Saeed, City College of New York, US
Erkay Savas, Sabanci University, TR
Nicolas Sklavos, Computer Engineering and Informatics Department, University of Patras, GR
Junko Takahashi, NTT Social Informatics Laboratories, JP
Tolga Yalcin, Qualcomm, US

Track E: Embedded Systems Design

is devoted to the modelling, analysis, design, verification and deployment of embedded software or embedded/cyber-physical systems. Areas of interest include methods, tools, methodologies and development environments for real-time systems, cyber-physical systems, networked systems, and dependable systems. Emphasis is, also, on model-based design and verification, embedded software platforms, software compilation and integration for these systems.

Track Chair: Nele Mentens, KU Leuven, BE / Leiden University, NL

Topics

E1 Embedded software architecture, compilers and tool chains

Chair: Ahmed Rezine, Linköping University, SE

Co-Chair: Linh Thi Xuan Phan, University of Pennsylvania, US

Topic Members

Nicola Bombieri, University of Verona, IT
Timothy Bourke, Inria / ENS, FR
David Broman, KTH Royal Institute of Technology, SE
Jeronimo Castrillon, TU Dresden, DE
Hsiang-Yun Cheng, Academia Sinica, TW
Giorgio Delzanno, University of Genoa, IT
Joseph Devietti, University of Pennsylvania, US
Soumyajit Dey, IIT Kharagpur, IN
August Ernstsson, Linköping University, SE
Matheus Garbelini, Singapore University of Technology and Design, SG
Nan Guan, City University of Hong Kong, HK
Frank Hannig, Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), DE
Ramkumar Jayaseelan, Meta, US
Christoph Kessler, Linköping University, SE
Michele Lora, University of Verona, IT
Liqiang Lu, Zhejiang University, CN
Francesca Palumbo, University of Cagliari, IT
Hiren Patel, University of Waterloo, CA
Sara Royuela, Barcelona Supercomputing Center, ES
Konstantinos Sagonas, Uppsala University & Nat. Tech. Univ, of Athens, SE
Soheil Samii, Linköping University, SE
Martin Schoeberl, Technical University of Denmark, DK
Yi Wang, Shenzhen University, CN
Kasim Sinan Yildirim, University of Trento, IT

Software architectures, programming paradigms, languages, compiler support, software tools, and techniques (e.g., simulators, synthesis tools) targeting embedded heterogeneous systems for domain-specific applications such as IoTs and wearables; embedded software support for approximate computation and FPGA/GPU based accelerators; memory communication protocols and hierarchy management, including caches, scratchpad, and non-volatile memories; code analysis, code optimization/generation to enhance performance, power/energy, code/data size, reliability, security, distributed system software, virtualization, and middleware for embedded systems, including resource-awareness, reconfiguration, energy/power management; compiler support for enhanced debugging, profiling, and traceability.

E2 Real-time, dependable and privacy-enhanced systems

Chair: Jing Li, New Jersey Institute of Technology, US

Co-Chair: Matthias Becker, KTH Royal Institute of Technology, SE

Topic Members

Yasmina ABDEDDAIM, Univ Gustave Eiffel, CNRS, LIGM, FR
Federico Aromolo, Scuola Superiore Sant'Anna, IT
Jatin Arora, VORTEX CoLab and CISTER Research Centre, PT
Mohammad Ashjaei, Mälardalen University, SE
Nan Chen, University of York, GB
Emmanuel Grolleau, LIAS, ISAE-ENSMA, Universite de Poitiers, FR
Tanja Harbaum, KIT, DE
Sena Hounsinou, Metro State University, US
Tingting Hu, University of Luxembourg, LU
Zhe Jiang, South East University, CN
Behnaz Ranjbar, Ruhr University Bochum, DE
Federico Reghenzani, Politecnico di Milano, IT
Yue Tang, Northeastern University, CN
Corey Tessler, University of Nevada, Las Vegas, US
Peter Ulbrich, Technische Universität Dortmund, DE
An Zou, Shanghai Jiao Tong University, CN
Alexander Zuepke, Technical University of Munich, DE

Real-time performance modelling, analysis and empirical evaluation; worst-case performance analysis techniques; WCET analyses, real-time schedulability of multicore systems; use of hardware virtualization techniques in time-critical applications; power-aware real-time systems; industrial case studies of real-time, networked and dependable systems; adaptive real-time systems; dependable real-time systems including fault-tolerance and criticality; timing analysis of security attack protection and privacy-enhancement in time-critical systems; network control and QoS for embedded applications; resource allocation and design-space exploration for real-time embedded systems.

E3 Machine learning solutions for embedded and cyber-physical systems

Chair: Francesco Conti, University of Bologna, IT

Co-Chair: Irem Boybat, IBM Research Europe - Zurich, CH

Topic Members

Elnaz Ansari, Meta, US
Mladen Berekovic, Universität zu Lübeck, DE
Alessio Burrello, Politecnico di Torino and UniversitÃ di Bologna, IT
Carmine Cappetta, STMicroelectronics, IT
Anup Das, Drexel University, US
Kaoutar El Maghraoui, IBM, US
Angelo Garofalo, University of Bologna, ETH Zurich, IT
Maryam Hemmati, University of Auckland, NZ
Daniele Jahier Pagliari, Politecnico di Torino, IT
Axel Jantsch, TU Wien, AT
Eiman Kanjo, Imperial College London, GB
Minkyu Kim, Qualcomm, US
Gokul Krishnan, Apple, US
Hyoukjun Kwon, University of California, Irvine, US
Charles Mackin, IBM Research, US
Andres Otero, Universidad Politecnica de Madrid, ES
Hamza Ouarnoughi, INSA Hauts-de-France, FR
Işıl Öz, Izmir Institute of Technology, TR
Daniele Palossi, ETH - Zurich, CH
Gianna Paulin, Axelera AI, CH
Fernando Garcia Redondo, imec, GB
Manuele Rusci, KU Leuven, BE
Mohammad Sadrosadati, Sharif University of Technology, IR
Antonis Savva, KIOS Research and Innovation Centre of Excellence, University of Cyprus, CY
Jiawei Xu, KTH Royal Institute of Technology, SE
Amirreza Yousefzadeh, University of Twente, NL
Marina Zapater, University of Applied Sciences Western Switzerland (HES-SO), CH
Lirong Zheng, Fudan University, CN
Guanwen Zhong, AMD Research and Advanced Development (RAD), SG

Hardware architectures, software and algorithmic approaches for artificial intelligence, machine learning and deep learning solutions; specialized, heterogeneous, and resource-efficient embedded architectures for machine learning; embedded architectures and software for autonomy, automated reasoning, and planning algorithms; case studies of machine learning applications implemented on embedded systems and cyber physical systems.

E4 Design methodologies for machine learning architectures

Chair: Smail Niar, Université Polytechnique and INSA Hauts-de-France and CNRS, FR

Co-Chair: Priyadarshini Panda, Yale University, US

Topic Members

Hadjer Benmeziane, IBM Research, CH
Ganapati Bhat, Washington State University, US
Oliver Bringmann, University of Tübingen / FZI, DE
Jose Cano, University of Glasgow, GB
Luca Carloni, Columbia University, US
Luigi Carro, UFRGS, BR
Fan Chen, Indiana University Bloomington, US
Henk Corporaal, TU/e (Eindhoven University of Technology), NL
Gourav Datta, Amazon, US
Giorgos Dimitrakopoulos, Democritus University of Thrace, GR
Jana Doppa, Washington State University, US
Fernando Fernandes dos Santos, INRIA, FR
Muhammad Abdullah Hanif, New York University Abu Dhabi, AE
Mohamed Ibrahim, Georgia Institute of Technology, US
Shubham Jain, IBM Research, US
Geonhwa Jeong, Meta, US
Akash Kumar, Ruhr University Bochum, DE
Souvik Kundu, Intel Labs, US
Steven Latre, University of Antwerp - IMEC, BE
Jinho Lee, Seoul National University, KR
Paolo Meloni, Università degli Studi di Cagliari, IT
Brett Meyer, McGill University, CA
Umit Ogras, University of Wisconsin - Madison, US
Ozcan Ozturk, Sabanci University, TR
Guilherme Paim, INESC-ID, University of Lisbon, PT
Maxime Pelcat, IETR-INSA, FR
Sebastien Pillement, Polytech Nantes - IETR, FR
Arnab Raha, Intel Corporation, US
Mazen Saghir, American University of Beirut, LB
Papaioannou Savvas, University of Cyprus, CY
Jae-sun Seo, Cornell Tech, US
Muhammad Shafique, New York University Abu Dhabi (NYUAD), AE
Gopalakrishnan Srinivasan, IIT Madras, IN
Marian Verhelst, KU Leuven, BE
Haoran You, Georgia Institute of Technology, US
Fan Zhang, Google, US

Design methodologies, optimizations, verification, analysis and reliability for machine learning architectures; Specializations, and resource-efficient optimizations for machine learning architectures; Embedded architectures and software for autonomy, automated reasoning, and planning algorithms; Approximate architectures for machine learning applications; Learning from limited data sets; Frameworks for probabilistic and deep learning programming; Safe and secure machine learning; novel neural networks architectures and concepts for embedded computing; In-memory and near-memory architectures design for ML; Hyperdimensional computing architectures and ML applications; Quantum computing for ML; Co-design space exploration for ML applications.

E5 Design, specification, modeling and verification for embedded and cyber-physical systems

Chair: Patricia Derler, PARC, US

Co-Chair: Julio Medina, University of Cantabria, ES

Topic Members

Luis Almeida, University of Porto, PT
Grzegorz Bazydło, University of Zielona Góra, PL
Chadlia Jerad, University of Manouba, TN
Hokeun Kim, Arizona State University, US
Chung-Wei Lin, National Taiwan University, TW
Vittoriano Muttillo, University of Teramo, IT
Gianluca Palermo, Politecnico di Milano, IT
Georgios L. Stavrinides, KIOS Research and Innovation Center of Excellence, University of Cyprus, CY
Todor Stefanov, Leiden University, NL

Modelling, design, verification, validation and optimization of complex, heterogeneous, distributed Cyber-Physical Systems (CPS); specification and analysis of functional and non-functional properties, including performance, timing, memory usage, quality-of-service, safety and reliability; meta-models and models of computation, communication, and concurrency for complex HW-SW systems and components of CPS; theories, standards, languages and tools supporting model-based design flows covering software, control, and physical components; verification techniques ranging from simulation, testing, model-checking, SAT and SMT-based reasoning, compositional analysis and analytical methods as well as monitoring and runtime verification; data-mining, autonomy, and adaptivity in CPS, networked and switched control systems (e.g. control/architecture co-design and architecture-aware controller synthesis); cognitive control for CPS and socio-technical systems (e.g. empowered consumer and organizational behaviour in smart grids); predictive and learning-based models for CPS.

Late Breaking Results (LBR)

Co-chair: Annachiara Ruospo, Politecnico di Torino, IT

Co-chair: Pascal Vivet, CEA, France

Topic members

Rajendra Bishnoi, Delft University of Technology, NL
Christos Bouganis, Imperial College London, GB
Benjamin Carrion Schaefer, The University of Texas at Dallas, US
Valentina Ciriani, Università degli Studi di Milano, IT
Francesco Conti, University of Bologna, IT
Matthias Fuegger, CNRS & LMF, ENS Paris-Saclay, FR
Dimitris Gizopoulos, University of Athens, GR
Mariagrazia Graziano, Politecnico di Torino, IT
Sybille Hellebrand, University of Paderborn, DE
Mike Hutter, PQShield, AT
Leonidas Kosmidis, Barcelona Supercomputing Center (BSC) and Universitat Politècnica de Catalunya (UPC), ES
Christos Kyrkou, KIOS CoE, University of Cyprus, CY
Cedric Marchand, Ecole centrale de Lyon, FR
Ricardo Martins, Instituto de Telecomunicações / Instituto Superior Técnico – Universidade de Lisboa, PT
Daniel Menard, INSA Rennes, FR
Michael Niemier, University of Notre Dame, US
Priyadarshini Panda, Yale University, US
Leticia Poehls, RWTH Aachen University, DE
Ilia Polian, University of Stuttgart, DE
Graziano Pravandelli, University of Verona, IT
Stefano Quer, Politecnico di Torino, IT
Semeen Rehman, University of Amsterdam UvA, NL
Ahmed Rezine, Linköping University, SE
Georg Weissenbacher, Vienna University of Technology, AT
Davide Zoni, Politecnico di Milano, IT
Alexander Zuepke, Technical University of Munich, DE

Following the successful first edition in 2023 and 2024, DATE 2025 provides the community with an opportunity to present new and exciting contributions for submission as Late Breaking Results (LBR) papers. LBR papers should cover new research relevant to the DATE topics. Two types of papers can be submitted:

breakthrough approaches or novel orthogonal research directions
breakthrough results, where sufficient work has been accomplished to indicate the viability of the work

Prospective authors are invited to submit Late Breaking Results papers (2 pages and two-column format) describing original and innovative work. Authors should use the template provided on the DATE website, with a blind submission. LBR submission titles must begin with “Late Breaking Results: …”. Accepted LBR submissions will be presented in dedicated technical sessions focussing on live interactions around the submitted work to get feedback and exchange with the DATE community. Please note that the Late Breaking Results deadline is not an extension of the general paper submission deadline.